

10-930 U.S. PTO
10/064708
08/08/02

842

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10064708	08/08/2002	326	83	2819	J. CH

**APPLICANTS: Carpenter Gary; Chan Francis; Nowka Kevin; Wu Hongfei;

OK

**CONTINUING DATA VERIFIED:

NONE

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

NONE

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		ATTORNEY DOCKET NO	
35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		BUR920020011	
Verified and Acknowledged Examiners's initials			
TITLE : Low power low voltage transistor-transistor logic I/O driver			

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)